16K x 9 High Speed CMOS Parallel FIFO with Programmable Half Full Flag

Introduction

The M672061 implements a first-in first-out algorithm, featuring asynchronous read/write operations. The FULL and EMPTY flags prevent data overflow and underflow. The Expansion logic allows unlimited expansion in word size and depth with no timing penalties. Twin address pointers automatically generate internal read and write addresses, and no external address information are required for the MHS FIFOs. Address pointers are automatically incremented with the write pin and read pin. The 9 bits wide data are used in data communications applications where a parity bit for error checking is necessary. The Retransmit pin reset the Read pointer to zero without affecting the write pointer. This is very useful for retransmitting data when an error is detected in the system.

Using an array of eight transistors (8 T) memory cell and fabricated with the state of the art 0.6 μ m lithography named SCMOS, the M672061 combine an extremely low standby supply current (typ = 0.1 μ A) with a fast access time at 10 ns over the full temperature range. All versions offer battery backup data retention capability with a typical power consumption at less than 2 μ W.

For military/space applications that demand superior levels of performance and reliability the M672061 is processed according to the methods of the latest revision of the MIL STD 883 (class B or S) and/or ESA SCC 9000.

Features

- First-in first-out dual port memory
- 16384 × 9 organisation
- Fast Flag and access times
 Commercial: 10, 12, 15, 20, 25 ns

Industrial and automotive : 12, 15, 20, 25 ns


Military: 12, 15, 20, 30 ns

- Wide temperature range : -55 °C to +125 °C
- 672061L low power 672061V very low power
- Programmable Half Full Flag

- Fully expandable by word width or depth
- Asynchronous read/write operations
- Empty, full and half flags in single device mode
- Retransmit capability
- Bi-directional applications
- Battery back-up operation : 2 V data retention
- TTL compatible
- Single 5 V \pm 10 % power supply (1)
- High Performance SCMOS Technology


Interface

Block Diagram



Pin Configuration

DIL plastic 28 pin 300 mils DIL ceramic 28 pin 600 mils FP 28 pin 400 mils (*) 32 pin LCC and PLCC



Pin Names

NAMES	DESCRIPTION
I0–8	Inputs
Q0–8	Outputs
$\overline{\mathrm{W}}$	Write Enable
R	Read Enable
RS	Reset
EF	Empty Flag

NAMES	DESCRIPTION
FF	Full Flag
XO/PHF	Expansion Out/Programmable Half- Full Flag
$\overline{\mathrm{XI}}$	Expansion IN
FL/RT	First Load/Retransmit
VCC	Power Supply
GND	Ground

Signal Description

Data In (I₀ - I₈)


Data inputs for 9 - bit data

Reset $\overline{(RS)}$

Reset occurs whenever the Reset (\overline{RS}) input is taken to a low state. Reset returns both internal read and write pointers to the first location. A reset is required after power-up before a write operation can be enabled. Both

the Read Enable (\overline{R}) and Write Enable (\overline{W}) inputs must be in the high state during the period shown in figure 1 (i.e. t_{RSS} before the rising edge of \overline{RS}) and should not change until t_{RSR} after the rising edge of \overline{RS} . Otherwise, pulse write (or read) low during the reset operation has to effect to load the Programmable Half Full Flag register grow the data Inputs I_0 - I_8 (or data outputs Q_0 - Q_8) (shown in figure 2). In these two cases the Full Flag and the Programmable Half Full Flag are reseted to high and the Empty Flag to low.


Figure 1. Reset (no write to Programmable Half Full Flag register)



Notes: 1. \overline{EF} , \overline{FF} and \overline{HF} may change status during reset, but flags will be valid at t_{RSC} .

2. \overline{W} and \overline{R} = VIH around the rising edge of RS.

Figure 2. Reset (write (read) to Programmable Half Full Flag register)



Write Enable (\overline{W})

A write cycle is initiated on the falling edge of this input if the Full Flag (\overline{FF}) is not set. Data set-up and hold times must be maintained in the rise time of the leading edge of the Write Enable (\overline{W}). Data is stored sequentially in the Ram array, regardless of any current read operation.

Once half the memory is filled, and during the falling edge of the next write operation, the Programmable Half-Full Flag (\overline{PHF}) will be set to low and remain in this state until the difference between the write and read pointers is less than or equal to half of the total available memory in the device. The Programmable Half-Full Flag (\overline{PHF}) is then reset by the rising edge of the read operation.

To prevent data overflow, the Full Flag (\overline{FF}) will go low, inhibiting further write operations. On completion of a valid read operation, the Full Flag (\overline{FF}) will go high after TRFF, allowing a valid write to begin. When the FIFO stack is full, the internal write pointer is blocked from \overline{W} , so that external changes to \overline{W} will have no effect on the full FIFO stack.

Read Enable (\overline{R})

A read cycle is initiated on the falling edge of the Read Enable (\overline{R}) provided that the Empty Flag (\overline{EF}) is not set. The data is accessed on a first in/first out basis, not with standing any current write operations. After Read Enable (\overline{R}) goes high, the Data Outputs (Q0 - Q8) will return to a high impedance state until the next Read operation. When all the data in the FIFO stack has been read, the Empty Flag (\overline{EF}) will go low, allowing the "final" read cycle, but inhibiting further read operations whilst the data outputs remain in a high impedance state. Once a valid write operation has been completed, the Empty Flag (\overline{EF}) will go high after tWEF and a valid read may then be initiated. When the FIFO stack is empty, the internal read pointer is blocked from \overline{R} , so that external changes to \overline{R} will have no effect on the empty FIFO stack.

First Load/Retransmit (FL/RT)

This is a dual-purpose input. In the Depth Expansion Mode, this pin is connected to ground to indicate that it

is the first loaded (see Operating Modes). In the Single Device Mode, this pin acts as the retransmit input. The Single Device Mode is initiated by connecting the Expansion In (\overline{XI}) to ground.

The M672061 can be made to retransmit data when the Retransmit Enable Control (\overline{RT}) input is pulsed low. A retransmit operation will set the internal read point to the first location and will not affect the write pointer. Read Enable (\overline{R}) and Write Enable (\overline{W}) must be in the high state during retransmit. The retransmit feature is intended for use when a number of writes equals to or less than the depth of the FIFO has occured since the last \overline{RS} cycle. The retransmit feature is not compatible with the Depth Expansion Mode and will affect the Programmable Half-Full Flag (\overline{PHF}) , in accordance with the relative locations of the read and write pointers.

Expansion In (\overline{XI})

This input is a dual-purpose pin. Expansion In (\overline{XI}) is connected to GND to indicate an operation in the single device mode. Expansion In (\overline{XI}) is connected to Expansion Out (\overline{XO}) of the previous device in the Depth Expansion or Daisy Chain modes.

Full Flag (FF)

The Full Flag (\overline{FF}) will go low, inhibiting further write operations when the write pointer is one location less than the read pointer, indicating that the device is full. If the read pointer is not moved after Reset (\overline{RS}), the Full Flag (\overline{FF}) will go low after 16384 writes.

Empty Flag (\overline{EF})

The Empty Flag (\overline{EF}) will go low, inhibiting further read

operations when the read pointer is equal to the write pointer, indicating that the device is empty.

Expansion Out/Half-Full Flag $(\overline{XO}/\overline{HF})$

This is a dual-purpose output. In the single device mode, when Expansion In (\overline{XI}) is connected to ground, this output acts as an indication of a half-full memory.

The M672061 offers a variable offset for the Half Full condition. The offset is loaded into a register during a reset cycle . When \overline{RS} is low, the Programmable Half Full Flag (\overline{PHF}) can be loaded from the DATA inputs I₀-I₈ by pulsing \overline{W} low or from the DATA outputs Q₀-Q₈ by pulsing \overline{R} low. The offset options are listed in table 1. If \overline{PHF} is not loaded during the reset cycle, the default offset will be the half of the total memory of the device.

The Programmable Half-Full Flag (PHF) will be set to low and will remain set until the difference between the write and read pointers is less than or equal to the Programmable offset (if the Half Full Flag register has been loaded during the reset cycle) or the half of the total memory (if the Half Full register has not been loaded during the reset cycle).

In the Depth Expansion Mode, Expansion In (\overline{XI}) is connected to Expansion Out (\overline{XO}) of the previous device. This output acts as a signal to the next device in the Daisy Chain by providing a pulse to the next device when the previous device reaches the last memory location.

Data Output $(Q_0 - Q_8)$

DATA output for 9-bit wide data. This data is in a high impedance condition whenever Read (\overline{R}) is in a high state.

Functional Description


Operating Modes

Single Device Mode

A single M672061 may be used when the application requirements are for 16384 words or less. The M672061

is in a Single Device Configuration when the Expansion In (\overline{XI}) control input is grounded (see Figure 3). In this mode the Programmable Half-Full Flag (\overline{PHF}) , which is an active low output, is shared with Expansion Out (\overline{XO}) .

Figure 3. Block Diagram of Single 16384×9 .




Width Expansion Mode

Word width may be increased simply by connecting the corresponding input control signals of multiple devices.

Status flags (EF, FF and PHF) can be detected from any device. Figure 4 demonstrates an 18-bit word width by using two M672061. Any word width can be attained by adding additional M672061.

Figure 4. Block Diagram of 16384 × 18 FIFO Memory Used in Width Expansion Mode.



Note: 3. Flag detection is accomplished by monitoring the FF, EF and the PHF signals on either (any) device used in the width expansion configuration. Do not connect any output control signals together.

Table 1: Programmable Half Full Flag Offset

I ₈	I ₇	I ₆	I ₅	I ₄	I ₃	I_2	I ₁	I_0	OFFSET
0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	1	32
0	0	0	0	0	0	0	1	0	64
1	0	0	0	0	0	0	0	0	8192 (Half Full) Default Offset
1	1	1	1	1	1	1	1	0	16384-64
1	1	1	1	1	1	1	1	1	16384-32

Table 2: Reset and retransmit Single Device Configuration/Width Expansion Mode

Mone	INPUTS			INTERNA	INTERNAL STATUS			
MODE	RS	RT	XI	Read Pointer Write Pointer		EF	FF	PHF
Reset	0	X	0	Location Zero	Location Zero	0	1	1
Retransmit	1	0	0	Location Zero	Unchanged	X	X	X
Read/Write	1	1	0	Increment ⁽⁴⁾	Increment ⁽⁴⁾	X	X	X

Note: 4. Pointer will increment if flag is high.

Table 3: Reset and First Load Truth Table
Depth Expansion/Compound Expansion Mode

MODE		INPUTS		INTERNA	OUTPUTS		
MODE	RS	FL	XI	Read Pointer	Write Pointer	EF	FF
Reset First Device	0	0	(5)	Location Zero	Location Zero	0	1
Reset All Other Devices	0	1	(5)	Location Zero	Location Zero	0	1
Read/Write	1	X	(5)	X	X	X	X

Note: 5. \overline{XI} is connected to \overline{XO} of previous device. See fig. 5.

Depth Expansion (Daisy Chain) Mode

The M672061 can be easily adapted for applications which require more than 16384 words. Figure 5 demonstrates Depth Expansion using three M672061. Any depth can be achieved by adding additional 672061.

The M672061 operates in the Depth Expansion configuration if the following conditions are met:

1. The first device must be designated by connecting the First Load (FL) control input to ground.

- 2. All other devices must have \overline{FL} in the high state.
- 3. The Expansion Out (\overline{XO}) pin of each device must be connected to the Expansion In (\overline{XI}) pin of the next device. See figure 5.
- 4. External logic is needed to generate a composite Full Flag (FF) and Empty Flag (EF). This requires that all EF's and all FFs be ØRed (i.e. all must be set to generate the correct composite FF or EF). See figure 5.

5. The Retransmit (\overline{RT}) function and Programmable Half-Full Flag (\overline{PHF}) are not available in the Depth Expansion Mode.

Compound Expansion Module

It is quite simple to apply the two expansion techniques described above together to create large FIFO arrays (see figure 6).

Bidirectional Mode

Applications which require data buffering between two systems (each system being capable of Read and Write operations) can be created by coupling M672061 as shown in figure 7. Care must be taken to ensure that the appropriate flag is monitored by each system (i.e. \overline{FF} is monitored on the device on which \overline{W} is in use; \overline{EF} is monitored on the device on which \overline{R} is in use). Both Depth Expansion and Width Expansion may be used in this mode.

Data Flow - Through Modes

Two types of flow-through modes are permitted: a read flow-through and a write flow-through mode. In the read flow-through mode (figure 18) the FIFO stack allows a single word to be read after one word has been written to an empty FIFO stack. The data is enabled on the bus at (tWEF + tA) ns after the leading edge of \overline{W} which is known as the first write edge and remains on the bus until the \overline{R} line is raised from low to high, after which the bus will go into a three-state mode after tRHZ ns. The $\overline{\rm EF}$ line will show a pulse indicating temporary reset and then will be set. In the interval in which \overline{R} is low, more words may be written to the FIFO stack (the subsequent writes after the first write edge will reset the Empty Flag); however, the same word (written on the first write edge) presented to the output bus as the read pointer will not be incremented if \overline{R} is low. On toggling \overline{R} , the remaining words written to the FIFO will appear on the output bus in accordance with the read cycle timings.

In the write flow-through mode (figure 19), the FIFO stack allows a single word of data to be written immediately after a single word of data has been read from a full FIFO stack. The \overline{R} line causes the \overline{FF} to be reset, but the \overline{W} line, being low, causes it to be set again in anticipation of a new data word. The new word is loaded into the FIFO stack on the leading edge of \overline{W} . The \overline{W} line must be toggled when \overline{FF} is not set in order to write new data into the FIFO stack and to increment the write pointer.

Figure 5. Block Diagram of 49152×9 FIFO Memory (Depth expansion).






Figure 6. Compound FIFO Expansion.



Notes: 6. For depth expansion block see section on Depth Expansion and Figure 4.

7. For Flag detection see section on Width Expansion and Figure 3.

Figure 7. Bidirectional FIFO Mode.



Electrical Characteristics

Absolute Maximum Ratings

OPERATING RANGE	OPERATING SUPPLY VOLTAGE	OPERATING TEMPERATURE
Military	$Vcc = 5 V \pm 10 \%$	– 55 °C to + 125 °C
Automotive	$Vcc = 5 V \pm 10 \%$	− 40 °C to + 125 °C
Industrial	$Vcc = 5 V \pm 10 \%$	40 °C to + 85 °C
Commercial	$Vcc = 5 V \pm 10 \%$	0 °C to + 85 °C

DC Parameters

			M 672061-10	M 6'	72061-12	M 672	061-15			
Parameter	Description	Version	СОМ	СОМ	IND AUTO MIL	СОМ	IND AUTO MIL	UNIT	VALUE	
I _{CCOP (8)}	Operating	V	170	165	170	160	165	mA	Max	
	supply current	L	170	165	170	160	165	mA	Max	
I _{CCSB (9)}	Standby	V	10	1.5	1.5	1.5	1.5	mA	Max	
	supply current	L	10	1.5	1.5	1.5	1.5	mA	Max	
I _{CCPD (10)}	Power down	V	200	200	400	200	400	μΑ	Max	
	current	L	2 000	2 000	4 000	2 000	4 000	μΑ	Max	

DC Parameters (continued)

			М 672061-20		М 672061-25		M 672061-30		
Parameter	Description	Version	MIL ONLY	СОМ	СОМ	IND AUTO	MIL ONLY	UNIT	VALUE
I _{CCOP (8)}	Operating	V	160	155	150	155	150	mA	Max
	supply current	L	160	155	150	155	150	mA	Max
I _{CCSB (9)}	Standby	V	1.5	1.5	1.5	1.5	1.5	mA	Max
	supply current	L	1.5	1.5	1.5	1.5	1.5	mA	Max
I _{CCPD (10)}	Power down	V	200	200	200	400	400	μА	Max
	current	L	2000	2 000	2 000	4 000	4 000	μА	Max

Notes: 8. Icc measurements are made with outputs open.

9. $\overline{R} = \overline{W} = \overline{RS} = \overline{FL/RT} = VIH$.

10. All input = Vcc.

TEMIC

MATRA MHS **M672061**


DA DA MEGED	DESCRIPTION		M672061	TINITE	X/A T T IE	
PARAMETER	DESCRIPTION		- 10/- 12/- 15/- 20/-25/- 30	UNIT	VALUE	
ILI (11)	Input leakage current		±1	μΑ	Max	
ILO (12)	Output leakage current		± 10	μА	Max	
VIL (13)	Input low voltage		0.8	V	Max	
VIH (13)	Input high voltage		2.2	V	Min	
VIH (13)	Input high voltage	СОМ	2.2	V	Min	
		IND, AUTO, MIL	2.2	V	Min	
VOL (14)	Output low voltage		0.4	V	Max	
VOH (14)	Output high voltage		2.4	V	Min	
C IN (15)	Input capacitance		8	pF	Max	
C OUT (15)	Output capacitance		8	pF	Max	

Notes: 11. $0.4 \le Vin \le Vcc$.

- 12. $\overline{R} = VIH$, $0.4 \le VOUT \le VCC$.
- 13. VIH max = Vcc + 0.3 V. VIL min = -0.3 V or -1 V pulse width 50 ns. For XI input VIH= 2.6V (Com), VIH= 2.8V (Mil, Auto, Ind)
- 14. Vcc min, IOL = 8 mA, IOH = -2 mA.
- 15. This parameter is sampled and not tested $100 \% TA = 25 \degree C F = 1 \text{ MHz}.$

AC Test Conditions

Figure 8. Output Load.



TEMIC

M672061 MATRA MHS

SYMBOL (16) SYMBOL (17)		PARAMETER (3) (7)	CC	72061 OM 10	COM IND,	M672061 COM, MIL, IND, AUTO – 12		2061 , MIL, AUTO 15	COM AU	2061 , IND, TO 20	UNIT
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
READ CYCI	READ CYCLE										
TRLRL	tRC	Read cycle time	17	_	20	-	25	-	30	_	ns
TRLQV	tA	Access time	-	10	-	12	-	15	-	20	ns
TRHRL	tRR	Read recovery time	7	_	8	-	10	-	10	_	ns
TRLRH	tRPW	Read pulse width (19)	10	_	12	_	15	_	20	_	ns
TRLQX	tRLZ	Read low to data low Z (20)	0	_	0	_	0	-	0	_	ns
TWHQX	tWLZ	Write low to data low Z (20, 21)	3	_	3	_	3	_	3	_	ns
TRHQX	tDV	Data valid from read high	5	_	5	_	5	_	5	_	ns
TRHQZ	tRHZ	Read high to data high Z (20)	-	15	-	12	-	15	-	15	ns
WRITE CYC	CLE			•		•				•	
TWLWL	tWC	Write cycle time	17	_	20	_	25	_	30	_	ns
TWLWH	tWPW	Write pulse width (19)	10	_	12	_	15	_	20	_	ns
TWHWL	tWR	Write recovery time	7	_	8	_	10	_	10	_	ns
TDVWH	tDS	Data set-up time	7	_	7	_	9	_	12	_	ns
TWHDX	tDH	Data hold time	0	_	0	-	0	_	0	_	ns
RESET CYC	LE					•					
TRSLWL	tRSC	Reset cycle time	17	_	20	_	25	_	30	_	ns
TRSLRSH	tRS	Reset pulse width (19)	10	_	12	_	15	_	20	_	ns
TWHRSH	tRSS	Reset set-up time	17	_	20	_	25	-	30	_	ns
TRSHWL	tRSR	Reset recovery time	7	_	8	-	10	-	10	_	ns
RETRANSM	IT CYCLE			•		•					
TRTLWL	tRTC	Retransmit cycle time	20	_	22	_	25	_	30	_	ns
TRTLRTH	tRT	Retransmit pulse width (19)	10	_	12	_	15	_	20	_	ns
TWHRTH	tRTS	Retransmit set-up time (20)	10	_	12	-	15	_	20	_	ns
TRTHWL	tRTR	Retransmit recovery time	10	_	10	_	10	_	10	_	ns
FLAGS	•			•	•	•		•		•	•
TRSLEFL	tEFL	Reset to EF low	-	17	-	20	-	25	-	30	ns
TRSLFFH	tHFH, tFFH	Reset to HF/FF high	_	17	_	20	_	25	_	30	ns
TRLEFL	tREF	Read low to EF low	-	12	-	13	-	15	-	20	ns
TRHFFH	tRFF	Read high to FF high	-	14	-	15	-	17	-	20	ns
TEFHRH	tRPE	Read width after EF high	10	-	12	-	15	-	20	-	ns
TWHEFH	tWEF	Write high to EF high	-	12	_	13	-	15	-	20	ns
TWLFFL	tWFF	Write low to FF low	-	14	_	15	-	17	-	20	ns
TWLHFL	tWHF	Write low to HF low	-	20	_	22	-	25	-	30	ns
TRHHFH	tRHF	Read high to HF high	-	20	_	22	-	25	-	30	ns
TFFHWH	tWPF	Write width after FF high	10	-	12	_	15	-	20	_	ns

TEMIC

MATRA MHS **M672061**

SYMBOL (16)	SYMBOL (17)	L PARAMETER (3) (7)		72061 I, IND, ITO 25	MIL	2061 only 30	COM AU	22061 T, IND, UTO 35	UNIT
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
READ CYCLI	E								
TRLRL	tRC	Read cycle time	35	-	40	_	45	-	ns
TRLQV	tA	Access time	_	25	_	30	_	35	ns
TRHRL	tRR	Read recovery time	10	-	10	_	10	-	ns
TRLRH	tRPW	Read pulse width (19)	25	-	30	_	35	-	ns
TRLQX	tRLZ	Read low to data low Z (20)	3	_	3	_	3	_	ns
TWHQX	tWLZ	Write low to data low Z (20, 21)	3	-	3	_	3	-	ns
TRHQX	tDV	Data valid from read high	5	_	5	_	5	_	ns
TRHQZ	tRHZ	Read high to data high Z (20)	_	18	_	20	_	20	ns
WRITE CYCI	LE		•						
TWLWL	tWC	Write cycle time	35	_	40	_	45	_	ns
TWLWH	tWPW	Write pulse width (19)	25	_	30	_	35	_	ns
TWHWL	tWR	Write recovery time	10	_	10	_	10	_	ns
TDVWH	tDS	Data set-up time	15	_	18	_	18	_	ns
TWHDX	tDH	Data hold time	0	_	0	_	0	_	ns
RESET CYCI	LE		•				•		
TRSLWL	tRSC	Reset cycle time	35	_	40	_	45	_	ns
TRSLRSH	tRS	Reset pulse width (19)	25	-	30	_	35	-	ns
TWHRSH	tRSS	Reset set-up time	35	-	40	_	45	_	ns
TRSHWL	tRSR	Reset recovery time	10	_	10	_	10	_	ns
RETRANSMI	T CYCLE		•				•		
TRTLWL	tRTC	Retransmit cycle time	35	_	40	_	45	_	ns
TRTLRTH	tRT	Retransmit pulse width (19)	25	-	30	_	35	_	ns
TWHRTH	tRTS	Retransmit set-up time (20)	25	-	30	_	35	_	ns
TRTHWL	tRTR	Retransmit recovery time	10	-	10	_	10	-	ns
FLAGS		•							
TRSLEFL	tEFL	Reset to EF low	_	25	_	30	_	35	ns
TRSLFFH	tHFH, tFFH	Reset to HF/FF high	_	25	_	30	_	35	ns
TRLEFL	tREF	Read low to EF low	_	25	_	30	_	30	ns
TRHFFH	tRFF	Read high to FF high	_	25	-	30	-	30	ns
TEFHRH	tRPE	Read width after EF high	25	_	30	_	35	_	ns
TWHEFH	tWEF	Write high to EF high	-	25	-	30	-	30	ns
TWLFFL	tWFF	Write low to FF low	_	25	-	30	-	30	ns
TWLHFL	tWHF	Write low to HF low	_	25	-	30	_	35	ns
TRHHFH	tRHF	Read high to HF high	_	25	-	30	-	35	ns
TFFHWH	tWPF	Write width after FF high	25	_	30	_	35	_	ns

SYMBOL (16)	SYMBOL (17)	PARAMETER (3) (7)		M 672061 COM – 10		M672061 COM, MIL, IND, AUTO – 12		M672061 COM, MIL, IND, AUTO – 15		M672061 COM, IND, AUTO – 20	
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
EXPANSION	EXPANSION										
TWLXOL	tXOL	Read/Write to XO low	-	10	-	12	-	15	_	20	ns
TWHXOH	tXOH	Read/Write to XO high	-	10	-	12	-	15	-	20	ns
TXILXIH	tXI	XI pulse width	10	-	12	-	15	-	20	-	ns
TXIHXIL	tXIR	XI recovery time	7	_	8	-	10	-	10	_	ns
TXILRL	tXIS	XI set–up time	7	_	8	_	10	_	10	_	ns

SYMBOL (16)	SYMBOL (17)	PARAMETER (3) (7)	M672061 COM, IND, AUTO (PREVIEW) – 25		M672061 MIL ONLY – 30		UNIT
			MIN.	MAX.	MIN.	MAX.	
EXPANSION							
TWLXOL	tXOL	Read/Write to XO low	_	25	-	30	ns
TWHXOH	tXOH	Read/Write to XO high	_	25	-	30	ns
TXILXIH	tXI	XI pulse width	25	_	30	-	ns
TXIHXIL	tXIR	XI recovery time	10	_	10	_	ns
TXILRL	tXIS	XI set–up time	10	_	10	_	ns

Notes: 16. STD symbol.

- 17. ALT symbol.
- 18. Timings referenced as in ac test conditions.
- 19. Pulse widths less than minimum value are not allowed.
- 20. Values guaranteed by design, not currently tested.
- 21. Only applies to read data flow-through mode. 22. All parameters tested only.

Figure 9. Asynchronous Write and Read Operation.




Figure 10.

Full Flag from Last Write to First Read.




Figure 11. Empty Flag from Last Read to First Write.





Figure 12. Retransmit.



Note: 23. \overline{EF} , \overline{FF} and \overline{PHF} may change status during Retransmit, but flags will be valid at t_{RTC} .

Figure 13. Empty Flag Timing




Figure 14. Full Flag Timing




Figure 15. Programmable Half-Full Flag Timing.




Figure 16. Expansion Out.




Figure 17. Expansion In.




Figure 18. Read Data Flow – Through Mode.






Figure 19. Write Data Flow - Through Mode.



Ordering Information



^{*} Please check for availability

The information contained herein is subject to change without notice. No responsibility is assumed by MATRA MHS SA for using this publication and/or circuits described herein: nor for any possible infringements of patents or other rights of third parties which may result from its use.